Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond CoresElsevier, 2006. gada 15. aug. - 344 lappuses Microprocessor cores used for SOC design are the direct descendents of Intel’s original 4004 microprocessor. Just as packaged microprocessor ICs vary widely in their attributes, so do microprocessors packaged as IP cores. However, SOC designers still compare and select processor cores the way they previously compared and selected packaged microprocessor ICs. The big problem with this selection method is that it assumes that the laws of the microprocessor universe have remained unchanged for decades. This assumption is no longer valid. Processor cores for SOC designs can be far more plastic than microprocessor ICs for board-level system designs. Shaping these cores for specific applications produces much better processor efficiency and much lower system clock rates. Together, Tensilica’s Xtensa and Diamond processor cores constitute a family of software-compatible microprocessors covering an extremely wide performance range from simple control processors, to DSPs, to 3-way superscalar processors. Yet all of these processors use the same software-development tools so that programmers familiar with one processor in the family can easily switch to another. This book emphasizes a processor-centric MPSOC (multiple-processor SOC) design style shaped by the realities of the 21st-century and nanometer silicon. It advocates the assignment of tasks to firmware-controlled processors whenever possible to maximize SOC flexibility, cut power dissipation, reduce the size and number of hand-built logic blocks, shrink the associated verification effort, and minimize the overall design risk. · An essential, no-nonsense guide to the design of 21st-century mega-gate SOCs using nanometer silicon. · Discusses today's key issues affecting SOC design, based on author's decades of personal experience in developing large digital systems as a design engineer while working at Hewlett-Packard's Desktop Computer Division and at EDA workstation pioneer Cadnetix, and covering such topics as an award-winning technology journalist and editor-in-chief for EDN magazine and the Microprocessor Report. · Explores conventionally accepted boundaries and perceived limits of processor-based system design and then explodes these artificial constraints through a fresh outlook on and discussion of the special abilities of processor cores designed specifically for SOC design. · Thorough exploration of the evolution of processors and processor cores used for ASIC and SOC design with a look at where the industry has come from, and where it's going. · Easy-to-understand explanations of the capabilities of configurable and extensible processor cores through a detailed examination of Tensilica's configurable, extensible Xtensa processor core and six pre-configured Diamond cores. · The most comprehensive assessment available of the practical aspects of configuring and using multiple processor cores to achieve very difficult and ambitious SOC price, performance, and power design goals. |
Saturs
33 | |
55 | |
4 Basic Processor Configurability | 75 |
5 MPSOC System Architectures and Design Tools | 99 |
6 Introduction to Diamond Standard Series Processor Cores | 131 |
7 The Diamond Standard Series 108Mini Processor Core | 151 |
8 The Diamond 212GP Controller Core | 167 |
9 The Diamond 232L CPU Core | 183 |
10 The Diamond 570T Superscalar CPU Core | 199 |
11 The Diamond 330HiFi audio DSP Core | 219 |
12 The Diamond 545CK DSP Core | 235 |
13 Using Fixed Processor Cores in SOC Designs | 249 |
14 Beyond Fixed Cores | 271 |
15 The Future of SOC Design | 291 |
Index | 315 |
Citi izdevumi - Skatīt visu
Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and ... Steve Leibson Priekšskatījums nav pieejams - 2006 |
Bieži izmantoti vārdi un frāzes
330HiFi audio DSP 570T CPU core access-mode address space algorithms architecture ASIC audio DSP core bandwidth Bus Bridge buses Byte chip clock cycle clock rates computation configurable processor core’s data caches Data Memory Data RAM decoder design style devices Diamond 108Mini processor Diamond 212GP controller Diamond 330HiFi audio Diamond 545CK DSP Diamond 570T CPU Diamond cores Diamond processor cores Diamond Standard Series EEMBC endian FIFO firmware Glue Logic hardware implementation Input Queue instruction and data Instruction Cache Instruction Memory Instruction RAM Instruction-fetch Intel interrupt JTAG local-memory microprocessor microprocessor cores Moore’s law MPSOC multiple on-chip operands operations output ports output queue performance PIF bus power dissipation pre-configured Processor Bus queue interfaces RAM arrays register file register window reset Reset Vector RISC shown in Figure silicon SIMD simulation Slot SOC design superscalar system design SystemC tasks Tensilica transactions XLMI port Xtensa ISA Xtensa processor
Populāri fragmenti
70. lappuse - ... Advanced Micro Devices, Analog Devices, ARC, ARM, Hitachi, IBM, IDT, Lucent Technologies, Matsushita, MIPS, Mitsubishi Electric, Motorola, National Semiconductor, NEC, Philips, QED, Siemens, STMicroelectronics, Sun Microelectronics, Texas Instruments, and Toshiba [17]. EEMBC (pronounced "embassy") spent nearly three years working on a suite of benchmarks for testing embedded microprocessors and introduced its first benchmark suite at the Embedded Processor Forum in 1999. EEMBC released its first...
236. lappuse - FFT Bit unpack Finite impulse response filter that operates on a block of real (not complex) data FIR filter that operates on a block of complex data FIR filter that operates on a single sample of real data...
75. lappuse - They always say that time changes things — but you actually have to change them yourself...
93. lappuse - When the data producer has created the data, it pushes it into the tail of the queue, assuming the queue is not full. If the queue is full, the producer stalls. When the data consumer is ready for new data, it pops it from the head of the queue, assuming the queue is not empty. If the queue is empty, the consumer stalls.
99. lappuse - In pioneer days, they used oxen for heavy pulling, and when one ox couldn't budge a log they didn 't try to grow a larger ox. We shouldn 't be trying for bigger computers, but for more systems of computers.
128. lappuse - B. Kienhuis, E. Deprettere, K. Vissers, and P. van der Wolf. An approach for quantitative analysis of applicationspecific dataflow architectures.
70. lappuse - ... control General purpose Display control General purpose Automotive networking DSP DSP Digital video, graphics, image recognition DSP DSP General purpose General purpose Automotive actuator control Automotive cruise control Automotive engine control, antilock brakes Automotive engine control TABLE 10.9 EEMBC Consumer Benchmark Programs EEMBC Consumer Benchmark Name Benchmark Description Example Applications High pass grey-scale filter JPEG RGB to CMYK conversion RGB to YIQ conversion 2-D array...
236. lappuse - Kernel Function Function Description Example Applications Real block FIR Complex block FIR Real single-sample FIR LMS adaptive FIR IIR Vector dot product Vector add Vector maximum Viterbi decoder Control 256-point, in-place FFT Bit unpack Finite impulse response filter that operates on a block of real (not complex) data FIR filter that operates on a block of complex data...
99. lappuse - If you were plowing a field, which would you rather use? Two strong oxen or 1024 chickens?
73. lappuse - out-of-thebox" results therefore give a fair representation of the abilities of the processor/compiler combination without adding programmer creativity as a wild card. The higher level of EEMBC play is called "full-fury." Processor vendors seeking to improve their full-fury EEMBC scores (posted as "optimized" scores on the EEMBC Web site) can use hand-tuned code, assembly-language subroutines, special libraries, special CPU instructions, coprocessors, and other hardware accelerators. Full-fury scores...