Low Power Methodology Manual: For System-on-Chip DesignSpringer Science & Business Media, 2007. gada 31. jūl. - 300 lappuses “Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to describe [such] [a] low-power methodology with a practical, step-by-step approach.” Richard Goering, Software Editor, EE Times “Excellent compendium of low-power techniques and guidelines with balanced content spanning theory and practical implementation. The LPMM is a very welcome addition to the field of low power SoC implementation that has for many years operated in a largely ad-hoc fashion.” Sujeeth Joseph, Chief Architect - Semiconductor and Systems Solutions Unit, Wipro Technologies “The LPMM enables broader adoption of aggressive power management techniques based on extensive experience and silicon example with real data that every SOC designer can use to meet the difficulties faced in managing the power issues in deep submicron designs.” Anil Mankar, Sr VP Worldwide Core Engineering and Chief Development Officer, Conexant Systems Inc. “Managing power, at 90nm and below, introduces significant challenges to design flow. The LPMM is a timely and immediately useful book that shows how combination of tools, IP and methodology can be used together to address power management.” Nick Salter, Head of Chip Integration, CSR plc. |
No grāmatas satura
1.–5. rezultāts no 78.
... voltage scaling techniques to change the supply voltage (and clock frequency) to a critical block depending on its workload and hence required performance. This book describes a number of the techniques designers can use to reduce the power ...
... Power The energy per transition is given by: 2 / dd LVC transitionEnergy • = Where CL is the load capacitance and Vdd is the supply voltage. We can then describe the dynamic power as: clock trans dd L dyn f PVCf transitionEnergy P ...
... power on voltage, decreasing the supply voltage is a highly leveraged way to reduce dynamic power. But because the speed of a gate decreases with decreases in supply voltage, this approach needs to be done carefully. SoC designers can ...
... performance goals allow and low VT cells where necessary to meet timing. A second technique is to shut down the power supply to a block of logic when it is not active. This approach is known as power gating. These two approaches are ...
... Power Methods 17 still without impacting overall system performance. Often the rest of the chip is running at ... power. Mixing blocks at different VDD supplies adds some complexity to the design – not only do we need to add IO pins to supply ...
Saturs
1 | |
13 | |
20 | |
CHAPTER 4 Power Gating Overview | 33 |
CHAPTER 5 Designing Power Gating | 41 |
CHAPTER 6 Architectural Issues for Power Gating | 74 |
CHAPTER 7 A Power Gating Example | 85 |
CHAPTER 8 IP Design for Low Power | 101 |
CHAPTER 10 Examples of Voltage and Frequency Scaling Design | 139 |
CHAPTER 11 Implementing Multi Voltage Power Gated Designs | 155 |
CHAPTER 12 Physical Libraries | 187 |
CHAPTER 13 Retention Register Design | 208 |
CHAPTER 14 Design of the Power Switching Network | 225 |
APPENDIX B UPF Command Syntax | 267 |
Index | 297 |
CHAPTER 9 Frequency and Voltage Scaling Design | 120 |
Bieži izmantoti vārdi un frāzes
Populāri fragmenti
Atsauces uz šo grāmatu
Digital VLSI Design with Verilog: A Textbook from Silicon Valley Technical ... John Williams Ierobežota priekšskatīšana - 2008 |