The Designer's Guide to VHDL
|
No grāmatas satura
This path offers a graduated development, with each chapter building on ideas
introduced in the preceding chapters. Each chapter introduces a number of
related concepts or language facilities and illustrates each one with examples.
The third group of chapters covers advanced modeling features in VHDL.
Chapter 11 deals with the important topic of resolved signals, and Chapter 12
describes generic constants as a means of parameterizing the behavior and
structure of a ...
In this chapter, we look at constants and variables; signals are described fully in
Chapter 5, and files in Chapter 18. Constants and variables are objects in which
data can be stored for use in a model. The difference between them is that the ...
We will discuss reasons for labeling statements in Chapter 20. Until then, we will
simply omit the label in our examples. The name in a variable assignment
statement identifies the variable to be changed, and the expression is evaluated
to ...
In the previous chapter we saw how to represent the internal state of models
using VHDL data types. In this chapter we look at how that data may be
manipulated within processes. This is done using sequential statements, so
called because ...
Lietotāju komentāri - Rakstīt atsauksmi
Saturs
29 | |
57 | |
85 | |
Chapter 5 Basic Modeling Constructs | 107 |
A Pipelined Multiplier Accumulator | 167 |
Chapter 7 Subprograms | 195 |
Chapter 8 Packages and Use Clauses | 231 |
Chapter 9 Aliases | 257 |
Chapter 18 Files and InputOutput | 515 |
Queuing Networks | 549 |
Chapter 20 Attributes and Groups | 585 |
Chapter 21 Miscellaneous Topics | 615 |
Chapter A Synthesis | 639 |
Chapter B The Predefined Package Standard | 655 |
Chapter C IEEE Standard Packages | 659 |
Chapter D Related Standards | 671 |
A BitVector Arithmetic Package | 267 |
Chapter 11 Resolved Signals | 285 |
Chapter 12 Generic Constants | 309 |
Chapter 13 Generic Constants Components and Configurations | 317 |
Chapter 14 Generate Statements | 349 |
The DLX Computer System | 373 |
Chapter 16 Guards and Blocks | 459 |
Chapter 17 Access Types and Abstract Data Types | 487 |
Chapter E VHDL Syntax | 683 |
Chapter F Differences among VHDL87 VHDL93 and VHDL2001 | 697 |
Chapter G Answers to Exercises | 703 |
Chapter H Software Guide | 723 |
References | 743 |
Index | 745 |
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
Populāri fragmenti
Atsauces uz šo grāmatu
Turings Connectionism: An Investigation of Neural Network Architectures Christof Teuscher Ierobežota priekšskatīšana - 2002 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |