The Designer's Guide to VHDL
|
No grāmatas satura
1.5. rezultāts no 7.
New tools leveraging on VHDL's precise definition continue to be introduced and
offer increased simulation performance, increased synthesis capabilities, and
entirely new capabiliites, such as the formal verification of the functional ...
A model must be reducible to a collection of signals and processes in order to
simulate it. We can see how ... At some simulation time, a process may be
stimulated by changing the value on a signal to which it is sensitive. The process
is ...
Thus the process does not see the effect of the assignment until the next time it
resumes, even if this is at the same simulation time. For this reason, a delay of 0
fs in a signal assignment is called a delta delay. To understand why delta delays
...
FIGURE 5-33 A register within the counter structure elaborated down to
architectures that consist only of processes and signals. bit0 bit1 bit2 bit3
Execution Now that we have an elaborated design hierarchy, we can execute it to
simulate ...
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Lietotāju komentāri - Rakstīt atsauksmi
Saturs
29 | |
57 | |
85 | |
107 | |
A Pipelined Multiplier Accumulator | 167 |
Chapter 7 Subprograms | 195 |
Chapter 8 Packages and Use Clauses | 231 |
Chapter 9 Aliases | 257 |
Chapter 18 Files and InputOutput | 515 |
Queuing Networks | 549 |
Chapter 20 Attributes and Groups | 585 |
Chapter 21 Miscellaneous Topics | 615 |
Chapter A Synthesis | 639 |
Chapter B The Predefined Package Standard | 655 |
Chapter C IEEE Standard Packages | 659 |
Chapter D Related Standards | 671 |
A BitVector Arithmetic Package | 267 |
Chapter 11 Resolved Signals | 285 |
Chapter 12 Generic Constants | 309 |
Chapter 13 Generic Constants Components and Configurations | 317 |
Chapter 14 Generate Statements | 349 |
The DLX Computer System | 373 |
Chapter 16 Guards and Blocks | 459 |
Chapter 17 Access Types and Abstract Data Types | 487 |
Chapter E VHDL Syntax | 683 |
Chapter F Differences among VHDL87 VHDL93 and VHDL2001 | 697 |
Chapter G Answers to Exercises | 703 |
Chapter H Software Guide | 723 |
References | 743 |
Index | 745 |
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
Populāri fragmenti
Atsauces uz šo grāmatu
Turings Connectionism: An Investigation of Neural Network Architectures Christof Teuscher Ierobežota priekšskatīšana - 2002 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |