The Designer's Guide to VHDL
|
No grāmatas satura
1.5. rezultāts no 5.
Such an architecture body includes only process statements, which are
collections of actions to be executed in ... The types of actions that can be
performed include evaluating expressions, assigning values to variables,
conditional execution, ...
A simple example of an if statement is if en = '1' then stored_value := data_in; end
if; The Boolean expression after the keyword if is the condition that is used to
control whether or not the statement after the keyword then is executed.
operand := address_operand; end if; In this example, the first condition is
evaluated, and if true, the statement after the first then keyword is executed. If the
first condition is false, the second condition is evaluated, and if it evaluates to true
, the ...
A process is executed in response to changes of values of signals and uses the
present values of signals it reads to determine new values for other signals. A
signal assignment is a sequential statement and thus can only appear within a ...
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Lietotāju komentāri - Rakstīt atsauksmi
Saturs
29 | |
57 | |
85 | |
107 | |
A Pipelined Multiplier Accumulator | 167 |
Chapter 7 Subprograms | 195 |
Chapter 8 Packages and Use Clauses | 231 |
Chapter 9 Aliases | 257 |
Chapter 18 Files and InputOutput | 515 |
Queuing Networks | 549 |
Chapter 20 Attributes and Groups | 585 |
Chapter 21 Miscellaneous Topics | 615 |
Chapter A Synthesis | 639 |
Chapter B The Predefined Package Standard | 655 |
Chapter C IEEE Standard Packages | 659 |
Chapter D Related Standards | 671 |
A BitVector Arithmetic Package | 267 |
Chapter 11 Resolved Signals | 285 |
Chapter 12 Generic Constants | 309 |
Chapter 13 Generic Constants Components and Configurations | 317 |
Chapter 14 Generate Statements | 349 |
The DLX Computer System | 373 |
Chapter 16 Guards and Blocks | 459 |
Chapter 17 Access Types and Abstract Data Types | 487 |
Chapter E VHDL Syntax | 683 |
Chapter F Differences among VHDL87 VHDL93 and VHDL2001 | 697 |
Chapter G Answers to Exercises | 703 |
Chapter H Software Guide | 723 |
References | 743 |
Index | 745 |
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
Populāri fragmenti
Atsauces uz šo grāmatu
Turings Connectionism: An Investigation of Neural Network Architectures Christof Teuscher Ierobežota priekšskatīšana - 2002 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |