PARLE '94: Parallel Architectures and Languages Europe : 6th International PARLE Conference, Athens, Greece, July 4-8, 1994 : ProceedingsCostas Halatsis Springer-Verlag, 1994 - 836 lappuses "This volume presents the proceedings of the 5th International Conference Parallel Architectures and Languages Europe (PARLE '94), held in Athens, Greece in July 1994. PARLE is the main Europe-based event on parallel processing. Parallel processing is now well established within the high-performance computing technology and of stategic importance not only to the computer industry, but also for a wide range of applications affecting the whole economy. The 60 full papers and 24 poster presentations accepted for this proceedings were selected from some 200 submissions by the international program committee; they cover the whole field and give a timely state-of-the-art report on research and advanced applications in parallel computing."--PUBLISHER'S WEBSITE. |
No grāmatas satura
1.3. rezultāts no 82.
340. lappuse
... memory accesses is included in the memory model so the processor node model has no internal queues . Input transaction classes are Faug from the processor's ... memory . DIRECTORY NETWORK NODE STATE MEMORY CLUSTER MEMORY NODE DATA MEMORY.
... memory accesses is included in the memory model so the processor node model has no internal queues . Input transaction classes are Faug from the processor's ... memory . DIRECTORY NETWORK NODE STATE MEMORY CLUSTER MEMORY NODE DATA MEMORY.
351. lappuse
... Memory Assignment for Multiprocessor Caches through Grey Coloring Anant Agarwal1 John V. Guttag1 Christoforos N. Hadjicostis1 Marios C. Papaefthymiou2 1 Massachusetts Institute of Technology Cambridge , MA 02139 Abstract 2 Yale ...
... Memory Assignment for Multiprocessor Caches through Grey Coloring Anant Agarwal1 John V. Guttag1 Christoforos N. Hadjicostis1 Marios C. Papaefthymiou2 1 Massachusetts Institute of Technology Cambridge , MA 02139 Abstract 2 Yale ...
519. lappuse
... memory is physically distributed and virtually shared due to hardware mechanisms . Each processor has its own 32 MBytes memory , called local cache . The allcache memory system provides the user with a virtual shared memory space which ...
... memory is physically distributed and virtually shared due to hardware mechanisms . Each processor has its own 32 MBytes memory , called local cache . The allcache memory system provides the user with a virtual shared memory space which ...
Saturs
Improved Probabilistic Routing on Generalized Hypercubes | 1 |
Efficient Communication in the Folded Petersen Interconnection Networks | 25 |
P Lincoln N MartíOliet J Meseguer L Ricciulli | 49 |
Autortiesības | |
12 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
PARLE '94 Parallel Architectures and Languages Europe: 6th International ... Costas Halatsis Ierobežota priekšskatīšana - 1994 |
Bieži izmantoti vārdi un frāzes
Abstract and-goal application architecture array assignment block broadcasting cache cell compiler Computer Science concurrent data tiles defined delay denote dependence Distributed Computing distributed memory distributed shared memory dynamic edge efficient elements evaluation example execution Figure function garbage collector graph rewriting heuristic hypercube hypergrid IEEE implementation interconnection network iterations language latency Lemma load balancing loop machine mapping matrix mesh MIMD/SIMD multiple multiprocessor node number of processors operation optimal output overhead packets parallel algorithms Parallel and Distributed parallel computer parallel program partitioning performance Petersen graph Petri net phase polynomial priority priority queue problem Proc protocol queue reduce reference rewrite rules routing scheduling scheme Section sequence sequential shared memory SIMD simulation single node speedup step strategy structure synchronization task graph technique Theorem threads topology tree updated variables vector vertical virtual channels visualization