PARLE '94: Parallel Architectures and Languages Europe : 6th International PARLE Conference, Athens, Greece, July 4-8, 1994 : ProceedingsCostas Halatsis Springer-Verlag, 1994 - 836 lappuses "This volume presents the proceedings of the 5th International Conference Parallel Architectures and Languages Europe (PARLE '94), held in Athens, Greece in July 1994. PARLE is the main Europe-based event on parallel processing. Parallel processing is now well established within the high-performance computing technology and of stategic importance not only to the computer industry, but also for a wide range of applications affecting the whole economy. The 60 full papers and 24 poster presentations accepted for this proceedings were selected from some 200 submissions by the international program committee; they cover the whole field and give a timely state-of-the-art report on research and advanced applications in parallel computing."--PUBLISHER'S WEBSITE. |
Saturs
Efficient Data Communication in Incomplete Hypercubes | 13 |
Compiling Techniques | 37 |
A Data Partitioning Algorithm for Distributed Memory Compilation | 61 |
Autortiesības | |
12 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
Abstract and-goal application architecture array assignment block broadcasting cache cell channel communication compiler Computer Science concurrent cost data tiles defined delay denote dependence Distributed Computing distributed memory distributed shared memory dynamic edge efficient elements evaluation example execution fault Figure function garbage collector graph rewriting heuristic hypercube hypergrid IEEE implementation interconnection network iterations language latency Lemma load balancing loop machine mapping matrix mesh multiple multiprocessor node number of processors operation optimal output overhead packets Parallel and Distributed Parallel Computing parallel program partitioning performance Petersen graph Petri net phase polynomial priority priority queue problem Proc protocol queue reduce reference rewrite rules routing scheduling scheme Section sequence sequential shared memory SIMD simulation single node speedup step strategy structure synchronization task graph technique Theorem threads topology tree updated variables vector vertical virtual channels visualization