Logic Synthesis and VerificationSoha Hassoun, Tsutomu Sasao Springer Science & Business Media, 2012. gada 6. dec. - 454 lappuses Research and development of logic synthesis and verification have matured considerably over the past two decades. Many commercial products are available, and they have been critical in harnessing advances in fabrication technology to produce today's plethora of electronic components. While this maturity is assuring, the advances in fabrication continue to seemingly present unwieldy challenges. Logic Synthesis and Verification provides a state-of-the-art view of logic synthesis and verification. It consists of fifteen chapters, each focusing on a distinct aspect. Each chapter presents key developments, outlines future challenges, and lists essential references. Two unique features of this book are technical strength and comprehensiveness. The book chapters are written by twenty-eight recognized leaders in the field and reviewed by equally qualified experts. The topics collectively span the field. Logic Synthesis and Verification fills a current gap in the existing CAD literature. Each chapter contains essential information to study a topic at a great depth, and to understand further developments in the field. The book is intended for seniors, graduate students, researchers, and developers of related Computer-Aided Design (CAD) tools. From the foreword: "The commercial success of logic synthesis and verification is due in large part to the ideas of many of the authors of this book. Their innovative work contributed to design automation tools that permanently changed the course of electronic design." by Aart J. de Geus, Chairman and CEO, Synopsys, Inc. |
No grāmatas satura
1.–5. rezultāts no 62.
. lappuse
... Multiple - Valued Logic Synthesis and Optimization Elena Dubrova 4.1 Introduction 4.2 Multiple - Valued Functions 4.3 Functional Completeness 4.4 Chain - Based Post Algebra 4.5 Representations of Multiple - Valued Functions 4.6 Two ...
... Multiple - Valued Logic Synthesis and Optimization Elena Dubrova 4.1 Introduction 4.2 Multiple - Valued Functions 4.3 Functional Completeness 4.4 Chain - Based Post Algebra 4.5 Representations of Multiple - Valued Functions 4.6 Two ...
22. lappuse
... functions for which logic minimization can be catego- rized in the ... multiple - valued logic minimizer to simplify PLA with decoders , is ... multiple - valued logic . A straightforward method to detect EPIS using the set of all the PIs ...
... functions for which logic minimization can be catego- rized in the ... multiple - valued logic minimizer to simplify PLA with decoders , is ... multiple - valued logic . A straightforward method to detect EPIS using the set of all the PIs ...
25. lappuse
... functions , " IEEE Trans . on Comp . , Vol . 40 , pp . 53–65 , 1991 . [ 37 ] ... multiple faults , " Artificial Intelligence , Vol . 32 , pp . 97–130 , 1987 ... valued inputs , " IEEE Trans . on Comput . , Vol . C - 36 , No. 3 , March 1987 ...
... functions , " IEEE Trans . on Comp . , Vol . 40 , pp . 53–65 , 1991 . [ 37 ] ... multiple faults , " Artificial Intelligence , Vol . 32 , pp . 97–130 , 1987 ... valued inputs , " IEEE Trans . on Comput . , Vol . C - 36 , No. 3 , March 1987 ...
26. lappuse
... functions , " American Math . Monthly , Vol . 59 , pp . 521-531 , 1952 . [ 59 ] W.V.O. Quine , “ A way to simplify ... Multiple - Valued Logic Minimization for PLA Synthesis , Research Report , UCB M86 / 65 , 1986 . [ 68 ] R.L. Rudell and ...
... functions , " American Math . Monthly , Vol . 59 , pp . 521-531 , 1952 . [ 59 ] W.V.O. Quine , “ A way to simplify ... Multiple - Valued Logic Minimization for PLA Synthesis , Research Report , UCB M86 / 65 , 1986 . [ 68 ] R.L. Rudell and ...
37. lappuse
... function so as not to count the value of overlapping elements more than once ... function . Thus , the element € 14 is a don't care point . Similarly , € 25 , € 36 , € 41 , € 52 , and € 63 are don't ... Multi - Level Logic Optimization 37.
... function so as not to count the value of overlapping elements more than once ... function . Thus , the element € 14 is a don't care point . Similarly , € 25 , € 36 , € 41 , € 52 , and € 63 are don't ... Multi - Level Logic Optimization 37.
Saturs
29 | |
Chapter 3 | 64 |
Chapter 4 | 89 |
Chapter 5 | 115 |
Chapter 6 | 141 |
Chapter 7 | 166 |
Chapter 8 | 197 |
Chapter 9 | 225 |
Chapter 10 | 254 |
Chapter 11 | 285 |
Chapter 12 | 309 |
Chapter 13 | 342 |
Chapter 14 | 373 |
Chapter 15 | 403 |
Appendices | 435 |
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
algebraic algorithm applied assignment asynchronous circuits ATPG backtrack binary binary decision diagrams Boolean function Brayton buffering capacitance cells chapter clause clock combinational Computer Science Computer-Aided Design Conf Conference on Computer-Aided constraints cost covering cube cutpoints decision diagrams decomposition delay model Design Automation Conference efficient encoding equivalence checking example false path fanin fanout finite state machines flexibility formal verification global graph hazard-free heuristic IEEE Trans IEEE Transactions implementation iterative latch literals load logic functions logic minimization logic optimization logic synthesis machine match methods minimum multi-level logic multiple-valued functions multiple-valued logic netlist node OBDD operation partition placement problem Proc propagation reachable reduced representation represented resizing retiming routing Sangiovanni-Vincentelli sequential shown in Figure signal solution specific SPFD static timing analysis structure switching techniques technology mapping tion transformations transition tree two-level variable verification VLSI wire