Embedded Computer Systems: Architectures, Modeling, and Simulation: 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007, Proceedings

Pirmais vāks
Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen
Springer, 2007. gada 30. aug. - 470 lappuses
Stamatis Vassiliadis established the SAMOS workshop in the year 2001—an event which combines his devotion to computer engineering and his pride for Samos, the island where he was born. The quiet and inspiring northern mo- tainside of this Mediterranean island together with his enthusiasm and warmth created a unique atmosphere that made this event so successful. Stamatis V- siliadis passed away on Saturday, April 7, 2007. The research community wants to express its gratitude to him for the creation of the SAMOS workshop, which will not be the same without him. We would like to dedicate this proceedings volume to the memory of Stamatis Vassiliadis. The SAMOS workshop is an international gathering of highly quali?ed - searchers from academia and industry, sharing their ideas during a 3-day lively discussion.Theworkshopmeetingisoneoftwocolocatedevents—theotherevent being the IC-SAMOS. The workshop is unique in the sense that not only solved research problems are presented and discussed but also (partly) unsolved pr- lems and in-depth topical reviews can be unleashed in the scienti?c arena. C- sequently, the workshop provides the participants with an environment where collaboration rather than competition is fostered.

No grāmatas satura

Saturs

Resource Conflict Detection in Simulation of Function Unit Pipelines
233
A Modular Coprocessor Architecture for Embedded RealTime Image and Video Signal Processing
241
HighBandwidth Address Generation Unit
251
An IP Core for Embedded Java Systems
263
Parallel Memory Architecture for TTA Processor
273
A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size
283
Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction
294
A Study of Energy Saving in Customizable Processors
304

LowPower Twiddle Factor Unit for FFT Computation
65
TradeOffs Between Voltage Scaling and Processor Shutdown for LowEnergy Embedded Multiprocessors
75
An AutomaticallyRetargetable TimeConstraintDriven Instruction Scheduler for Postcompiling Optimization of Embedded Code
86
Improving TriMedia Cache Performance by Profile Guided Code Reordering
96
A Streaming Machine Description and Programming Model
107
Mapping and Performance Evaluation for Heterogeneous MPSoCs Via Packing
117
Strategies for Compiling μTC to Novel Chip Multiprocessors
127
Image Quantisation on a Massively Parallel Embedded Processor
139
Stream Image Processing on a DualCore Embedded System
149
A New CoarseGrain Reconfigurable Array for High Throughput Multimedia Processing
159
FPGA Design Methodology for a WaveletBased Scalable Video Decoder
169
Evaluating Large SystemonChip on MultiFPGA Platform
179
Efficiency Measures for Multimedia SOCs
190
OnChip Bus Modeling for Power and Performance Estimation
200
A Framework Introducing Model Reversibility in SoC Design Space Exploration
211
Towards Multiapplication Workload Modeling in Sesame for SystemLevel Design Space Exploration
222
Trends in Low Power Handset Software Defined Radio
313
Design of a Low Power Presynchronization ASIP for Multimode SDR Terminals
322
Area Efficient Fully Programmable Baseband Processors
333
The Next Generation Challenge for Software Defined Radio
343
Design Methodology for Software Radio Systems
355
Power Efficient Cosimulation Framework for a Wireless Application Using Platform Based SoC
365
A Comparative Study of Different FFT Architectures for Software Defined Radio
375
Design of 100 muW Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring
385
ToolAided Design and Implementation of Indoor Surveillance Wireless Sensor Network
396
System Architecture Modeling of an UWB Receiver for Wireless Sensor Network
408
An Embedded Platform with DutyCycled Radio and Processing Subsystems for Wireless Sensor Networks
421
A New Operating System for Time Critical WSN Applications
431
Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks
443
An Energy Efficient Topology Control for Wireless Sensor Networks
454
Author Index
464
Autortiesības

Bieži izmantoti vārdi un frāzes

Populāri fragmenti

46. lappuse - RO 1-2004-000- 1004 1-0 from the Basic Research Program of the Korea Science & Engineering Foundation.
303. lappuse - S. Mutoh et al. 1-V power supply high-speed digital circuit technology with multi-threshold-voltage CMOS.
85. lappuse - S. Martin, K. Flautner, T. Mudge, and D. Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, ICCAD-02: ACM/IEEE International Conference on Computer Aided Design, San Jose, CA, November 2002, pp.
442. lappuse - Proceedings of the 16th Annual IEEE International Symposium on Personal Indoor and Mobile Radio Communications (pp.
95. lappuse - S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr. LISA machine description language for cycle-accurate models of programmable DSP architectures.

Bibliogrāfiskā informācija